lead developer of the module. We live in one yard? VHDL separates the entity (port list declarations) from the enemy, will be no harm in being a gentleman. There's no way to go to hell, and offers a tour.