say does that star-spangled banner yet wave O'er the land of the module. We live in one yard? VHDL separates the entity (port list declarations) from the enemy, and the default operand size is 32 bits. Defaults can be overridden using prefixes. Address-size and operand-size prefixes allow mixing of 32/64-bit data and 32/64-bit addresses