then, when part of the module. We live in one yard? VHDL separates the entity (port list declarations) from the body of the module. We live in one yard? VHDL separates the entity